



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

	APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	09/625,664	07/26/2000	Ming Hung	004635.P001	6296
	7590 09/19/2005			EXAMINER	
Mark L Watson Blakely Sokoloff Taylor & Zafman LLP				HYUN, SOON D	
	12400 Wilshire			ART UNIT	PAPER NUMBER
	Seventh Floor			2661	
	Los Angeles. (CA 90025-1026			

DATE MAILED: 09/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		09/625,664	HUNG ET AL.				
		Examiner	Art Unit				
		Soon D. Hyun	2661				
	The MAILING DATE of this communication app	ears on the cover sheet with the c	correspondence address				
	Period for Reply A SUCRIENT STATUTORY REPLOCED FOR REPLY IS SET TO EXPIRE A MONTHY OF THIRTY (20) DAYS						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)🛛	Responsive to communication(s) filed on <u>22 August 2005</u> .						
2a) <u></u> ☐	This action is FINAL . 2b)⊠ This	action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
4)⊠	☑ Claim(s) <u>2,4-7,9,10,20,21 and 23-32</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)🖂	5) Claim(s) <u>29-32</u> is/are allowed.						
6)⊠	Claim(s) <u>2,4-6,9,10,20,21 and 25-27</u> is/are reje	cted.					
· —	Claim(s) 7,23,24 and 28 is/are objected to.						
8)∐	Claim(s) are subject to restriction and/or	election requirement.					
Applicati	on Papers						
9)[The specification is objected to by the Examine	r.					
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)[The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority u	ınder 35 U.S.C. § 119						
_	12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the priority documents have been received in this National Stage						
* 0	application from the International Bureau (PCT Rule 17.2(a)).						
* S	* See the attached detailed Office action for a list of the certified copies not received.						
			STATISTICAL INC.				
		9	ATENT EXAMINER				
Attachmen			··· · · · · · · · · · ·				
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Ll Interview Summary Paper No(s)/Mail Da					
3) 🔲 Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		atent Application (PTO-152)				

Application/Control Number: 09/625,664 Page 2

Art Unit: 2661

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 2, 4-6, 9, 10, 20, 21, and 23-27 have been considered but are moot in view of the new ground(s) of rejection.

2. The indicated allowability of claims 8, 22, and 25-27 is withdrawn in view of the newly discovered reference(s) to Akella et al (U.S. Patent No. 6,697,362). Rejections based on the newly cited reference(s) follow.

Claim Objections

Claim 2 is objected to because of the following informalities.
 In line 3, "memory" before "switch should be changed to – network --.
 Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35
U.S.C. 102 that form the basis for the rejections under this section made in this
Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claim 2, 4, 6, 9, 10, 20, 21, and 25-27 are rejected under 35 U.S.C. 102(e) as being anticipated by Akella et al (U.S. Patent No. 6,697,362).

Application/Control Number: 09/625,664

Art Unit: 2661

Regarding claims 2 and 20, Akella et al (Akella) discloses a system and method comprising:

a memory (a memory pool 227 in FIG. 3), wherein the memory includes a plurality of logical memory devices (227a-227d in FIG. 3); and

a network switch (a switch stage 215, a switch engine 230, Table RAM 240, and memory switch 220 in FIG. 3) to the memory, the network switch including a memory controller (the switch engine 230 + Table RAM 240 + memory switch 220), wherein the switch sequentially writes a first portion (250a in FIG. 5) of received packet data to a first (227a in FIG. 3) of the logical memory devices and writes a second portion (250b In FIG. 5) of the packet data to a second (227b in FIG. 3) of the logical memory devices and writes a third portion (250c in FIG. 5) of the packet data to a third (227c in FIG. 3) of the logical memory devices (col. 7, line 55-col. 8, line 15) and

wherein the memory controller maintains a record (in the Table RAM 240) identifying a logical memory device of the logical memory devices that was last written to, i.e., the Table RAM maintains all the record of addresses for packet portions in the logical memory devices including the logical memory device that was last written to (col. 7, lines 51-52 and col. 8, lines 54-60).

Regarding claim 4, Akella further discloses that the memory controller comprises a first memory controller component (a memory ASIC 252a in FIG. 3) coupled to the first logical memory device (227a) and a second memory controller component (a memory ASIC 252b in FIG. 3) coupled to the second logical memory device (227b).

Application/Control Number: 09/625,664

Art Unit: 2661

Regarding claim 6, Akella further teaches that the memory pool (227a-227d) cane formed by a plurality of DRAM type devices (col. 6, lines 35-36), i.e., SDRAM for can be formed for the memory pool, because the SDRAM is a type of DRAM.

Regarding claim 9, Akella further discloses that the network switch further comprises:

a receiver (a port module 210) coupled to the memory controller (the switch engine 230 + Table RAM 240 + memory switch 220);

a transmitter (the port module 210) coupled to the memory controller; address resolution logic (a switch interface 30 in Fig. 5, col. 7, lines 48-51) coupled to the memory controller; and

packet queuing control (RX 22-1 and TX 24-1 in FIG. 5) coupled to the memory controller, the receiver, the transmitter and the address resolution logic.

Regarding claim 10, Akella teaches that the network switch further comprises a media access controller (MAC) coupled to the receiver (the MAC is not shown, but the MAC is inherently required for each port, because the port receives packets of LAN, col. 4, lines 53-56), wherein the MAC receives packet data via a plurality of ports (210-1 to 210-n) coupled to the receiver.

Regarding claim 21, refer to the discussion for claims 2 and 20. Same procedure for the second packet is performed (see FIG. 6).

Regarding claim 25, refer to the discussion for claim 2, Akella discloses a method of switching packets within a network switch comprising:

Art Unit: 2661

3);

receiving a first data packet (S30 in FIG. 6) from a first port (210-1 in FIG.

parsing the first data packet into a plurality of packet portions (S70); writing a first portion (250a) of the first packet to a first logical memory device (227a) of a plurality of logical memory devices (225);

writing a second portion (250b) of the first data packet to a second logical memory device (227b) of the plurality of logical memory devices;

same procedure as for the first packet is performed for a second packet (see FIG. 6);

determining which of the plurality of logical memory devices was the last of the plurality of memory devices to which one of the plurality of first data packet portions was written (col. 7, lines 31-40); and

writing a first portion of the second data packet to one (227a) of the logical memory devices other than the last (227d) of the plurality of memory devices (col. 7, line 66-col. 8, line 15), e.g., each 64-byte packet (the first packet and the second packet) is parsed into four 16-byte packet portions and the first portion (16-byte) of the second 64-byte packet is stored at memory device 227a (the first logical device of claim 26) and the last portion of the first packet is stored at memory device 227d.

Regarding claim 27, Akella further discloses that the second portion of the second data packet is stored at 227b (other than the last memory device 227d).

Application/Control Number: 09/625,664 Page 6

Art Unit: 2661

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Akella et al (U.S. Patent No. 6,697,362) in view of Mills et al (U.S. Patent No. 5,684,752).

Akella et al (Akella) does not explicitly teach that the memory controller components access the corresponding logical memory devices via a shared address line. Mills et al (Mills) teach that a shared address line is used to reduce address lines (col. 1, lines 53-55). Those of skill in the art would have been motivated by Mills to use a shared address line to reduce address lines. Therefore it would have been obvious to one having ordinary skill in the art to incorporate a shared address line into Akella to reduce address lines.

Allowable Subject Matter

8. Claims 29-32 are allowed.

Claims 7, 23, 24, and 28 are objected as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

9. The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record fails to teach that the first logical device comprises SSRAMs and the second and third logical devices comprise SDRAMs in combination with other elements as recited in claim 7.

The prior art of record fails to teach that the second portion of the second packet is written into the fourth memory device in combination with other elements as recited in claim 28.

The prior art of record fails to teach that the third portion of the data packet to both banks of the third logical memory device in combination with other elements as recited claims 23 and 29.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Soon D. Hyun whose telephone number is 571-272-3121. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor Chau Nguyen can be reached on 571-272-3126. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/625,664 Page 8

Art Unit: 2661

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

S. Hyun 09/12/2005